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ABSTRACT [571 
A control system for a solid state crossbar switch (10) 
which allows a plurality of switch control and interro- 
gation functions to be implemented by time sharing 
related circuitry. The crossbar switch (10) includes a 
plurality of X ports (XI-XN) and Y ports (YI-YM), each 
X-Y port intersection designating a specific X-Y inter- 
section latch which controls a plurality of associated 
switches for interconnecting one set of data lines associ- 
ated with the X port to another set of data lines associ- 
ated with the Y port. The control system disclosed 
continuously and sequentially addresses each of the X-Y 
intersection latches at a 10 megahertz rate. During this 
continual and sequential addressing, the control cir- 
cuitry disclosed includes a capability for interrogating 
each intersection latch for determining which are in a 
set condition, ensuring that only one X-Y intersection 
latch is set on an X row and Y column defining that 
latch, resetting all of the X-Y intersection latches, and 
determining which of the X-Y intersection latches are in 
a set condition. 
6 Claims, 4 Drawing Figures 
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CONTROL MEANS FOR A SOLID STATE 
CROSSBAR SWITCH 
ORIGIN OF THE INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract and is sub- 
ject to the provisions of Section 305 of the National 
Aeronautics and Space Act of 1958, Public Law 85-568 
(72 Stat. 435,42 U.S.C. 2457). 
TECHNICAL FIELD 
The invention relates to control systems for solid 
state crossbar switches, and more particularly to sys- 
tems wherein control is time shared between a plurality 
of configuration and interrogation functions. 
BACKGROUND ART 
Switches for connecting computers and various pe- 
ripheral devices such as control terminals, display ter- 
minals, time generators, line printers, magnetic tapes, 
magnetic discs, and the like are well known in the com- 
munication arts. Typical switching requirements for 
communications systems require that a plurality of lines 
associated with one device be interconnected to a plu- 
rality of lines associated with another device, these lines 
generally being of the type that carry parallel, digital 
data either in binary or BCD format. A typical crossbar 
switching matrix includes a plurality of X ports and a 
plurality of Y ports. Each port has a plurality of associ- 
ated lines. Each X-Y port intersection has an associated 
X-Y intersection or control latch and a plurality of 
associated switching planes so that all the lines associ- 
ated with the X port and the Y port defining the X-Y 
intersection latch are interconnected. 
Prior art switches for effecting this type of switching 
have been generally mechanical, large in size, costly, 
and require elaborate control circuitry. Attempts have 
been made to design solid state switches using back-to- 
back connections of moderately efficient digital multi- 
plexer and demultiplexer circuits. For bi-directional 
traffic, each set had to be duplicated. Such switches 
show little improvement over mechanical switches, the 
improvement gain being mostly derived from the fact 
that the return wire for a signal wire need not be 
switched as the signal was reconstituted electronically. 
In mechanical switches, the return wire needs to be 
switched in order to maintain ground integrity. 
As a result of recent developments in analog switch- 
ing arrays with memory and digital control circuits, it 
has become feasible to design large switching matrices 
using solid state circuitry. However, as the number of 
lines to be switched increases, control circuitry and 
status determination circuitry for the switching matrix 
has become increasingly complex. The control system 
disclosed herein solves many of the above problems by 
providing relatively simple control circuitry that ac- 
complishes a plurality of related control functions 
through time sharing of various control elements. 
L 
latches, a second means responsive to the first means for 
determining which of the intersection latches are in a set 
condition, a third means responsive to the first means 
for insuring that only one X-Y intersection latch in an X 
5 row and Y column defining a predetermined X-Y inter- 
section latch is in a set condition, and a fourth means 
responsive to the first means for resetting each of the 
X-Y intersection latches. 
In the specific embodiment disclosed, a 16X24X 16 
10 solid state crossbar switch having 16 X ports, 24 Y ports 
and 16 Z switching planes are controlled by circuitry 
including an X counter and a Y counter that continually 
and sequentially accesses each of the X-Y intersection 
latches. A display means is included so that the status of 
l5 each intersection latch is displayed simultaneously with 
the accessing of each intersection latch. A set-reset 
capability is also disclosed that allows each of the X-Y 
intersection latches to be reset upon generation of an 
appropriate reset signal each time the intersection latch 
BRIEF DESCRIPTION OF DRAWINGS 
2o is accessed. 
FIG. 1 is a block diagram of the crossbar switch and 
FIG. 2 shows a front panel of the manual control unit; 
FIG. 3 is a block diagram of a portion of the crossbar 
FIG. 4 is a block and logic diagram of the set logic 
associated control circuits; 25 
switch shown in FIG. 1; and 
3o unit shown in FIG. 1. 
BEST MODE FOR CARRYING OUT THE 
INVENTION 
Detailed illustrative embodiments of the invention 
35 disclosed herein exemplify the invention and are cur- 
rently considered to be the best embodiments for such 
purposes. They are provided by way of illustration and 
not limitation of the invention. Various modifications 
thereof will occur to those skilled in the art, and such 
40 modifications are within the scope of the claims which 
define the present invention. 
As previously explained, a system is disclosed for 
controlling a solid state crossbar switch that is time- 
shared between five different functions. In an exem- 
45 plary embodiment, a 16X24X16 crossbar switch is 
chosen, the first two numbers being the number of X 
and Y input ports and the last number being the number 
of signal lines associated with each of the input ports. 
Connection of the lines associated with one of the X 
50 ports and the lines associated with one of the Y ports is 
effected by X-Y intersection latches, one latch being 
provided for each X-Y port combination for each line. 
Five functions are shared by the disclosed control cir- 
cuitry, these functions including (1) addressing each 
55 X-Y intersection latch, (2) interrogating of a special 
status plane for determining which latches are in a set 
condition, (3) ensuring that only one X-Y intersection 
latch is set on an X row and Y column defining that 
latch, (4) resettine all of the intersection latches. and (5 )  .., 
60 determining whiLh of the X-Y intersection latches are'in 
a set configuration. Basically, the X-Y intersection STATEMENT OF THE INVENTION 
The invention provides a control system for a solid latches define a switching plane that is divided into X 
state crossbar switch having X rows and Y columns and rows and Y columns, each row and column correspond- 
Z switching planes, each X-Y intersection including an ing to an associated port. As will be explained in further 
intersection latch for simultaneously controlling corre- 65 detail below, the X-Y intersection latches are divided 
sponding latches in each of the Z switching planes. The into addressable groups of latches, and a control means 
control system includes a first means for continually and is provided that allows each group of latches to be 
sequentially accessing each of the X-Y intersection addressed and then specific latches within the addressed 
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group to be addressed. The control system continually pletion of the first row, the first matrix 18 is again ad- 
and sequentially addresses each latch, and various con- dressed by the X counter 14 and the Y counter 16 and a 
trol and interrogation functions are effected as the signal provided at the X2 port. The Y counter 16 again 
latches are being sequentially addressed. In the exem- provides signals via the Y 1 through Y4 ports. Each latch 
plary embodiment, the intersection latches are interro- 5 in the crossbar switch 10 is continually and sequentially 
gated at a 10 megahertz rate which results in each latch addressed in this manner. As will be explained below, 
being addressed every 38.4 microseconds. having addressed the various latches, a set or reset sig- 
Referring to FIG. 1, a solid state crossbar switch 10 is nal can be provided by the set logic unit 36 so that each 
shown which includes a plurality of X ports, X1 through addressed latch can be appropriately configured. 
XN, and plurality of Y ports, Y1 through Ym, where N 10 As previously explained, the control system for the 
equals sixteen and A4 equals twenty four. Each input crossbar switch 10 allows five different functions to be 
port is connected to an appropriate X-Y intersection implemented on a time shared basis by the same control 
latch associated with its corresponding row or column. circuitry. These functions include addressing each X-Y 
For example, the X1 input port is connected to all of the intersection latch, interrogating each intersection latch 
latches lying on the XI row, Le., latches L1, La, L3 and 15 for determining and displaying which are in a set condi- 
so forth. Similarly, each of the Y input ports are con- tion, ensuring that only one X-Y intersection latch is set 
nected to latches lying on the column defined by that Y on an X row and Y column defining that latch, resetting 
port. Although not shown in FIG. 1, each of these all the intersection latches, and determining for com- 
latches L control a plurality of switches lying in switch- puter read out which of the X-Y intersection latches are 
ing planes controlling each latch. Thus, latch Li when 20 in a set condition. Referring now to FIG. 2, the face of 
set causes sixteen lines associated with the X1 port to be the manual control unit 28 can be seen. Here, the vari- 
connected to sixteen lines associated with the Y1 port. ous rows are labeled as shown at 44 and thumbwheel 
Also, if latch L3 is also set, the same sixteen lines associ- switches for the columns to be connected to their asso- 
ated with the X1 port are also connected to the sixteen ciated rows are shown at 46. Additionally, a clear 
lines associated with the Y3 port. In addition, an X 25 switch 48, enter switch 50, interrogate switch 52 and a 
counter 14 and a Y counter 16 are provided. The cross- plurality of interlock switches shown at 54 are included. 
bar switch 10 is divided into a plurality of 4 by 4 analog Operation of the manual control unit 28 is as follows. 
switch matrices 18 which are commercially available, Depression of the clear switch 43 results in each of the 
one of them being an RCA 22100 model. Each switch X-Y intersection latches being placed in a reset condi- 
matrix is addressed by the X and Y counters 14 and 16 30 tion, thereby ensuring that none of the lines associated 
via address lines 20 and 22. Thus, when X-Y intersec- with the X ports are connected to lines associated with 
tion latch 4 in the first switch matrix 18 is to be ad- the Y ports. Whenever a connection to be made be- 
dressed, the X counter 14 via address lines 20 addresses tween lines associated with an X port and a Y port are 
the first switch matrix 18 and the Y counter via address desired, the thumbwheel associated with the desired X 
lines 22 also addresses the first switch matrix 18. Then 35 port row is set to the desired Y port column. For exam- 
the frst line corresponding to the X1 port and the fourth ple, in the configuration shown in FIG. 2 X row 1 is 
line corresponding to the Y4 port is activated, thereby connected to Y column 2, X row 2 to Y column 7 and 
addressing latch L4. Timing is provided by a clock so forth. Once a desired connection is selected, depres- 
signal via a first clock line 24, the clock signal being sion of the enter switch 50 results in the appropriate 
provided to the Y counter 16 via a second clock line 26. 40 X-Y intersection latch being placed in a set configura- 
A manual control unit 28 is provided for configuring tion the next time it is addressed. If it is desired to con- 
the switch control system. A computer controller 30 nect the first row to both Y column 2 and column 3, the 
which can be utilized in lieu of the manual control unit thumbwheel is first set to two and the enter switch 50 
28 is also included. An X comparator 32 and Y compar- depressed, and then set to three and the enter switch 50 
ator 34 are also provided for generating coincidence 45 again depressed, thereby connecting the first X row to 
signals when a selected X-Y intersection latch is being both columns two and three. As will be explained be- 
addressed. A set logic unit 36 is provided for generating low, depression of the interrogate switch 52 will result 
a set or reset signal at appropriate times. A computer- in a display showing which of the X-Y intersection 
driven display 40 is provided for displaying certain latches are in a set condition, thereby indicating which 
parameters as will be explained below. A decoder 42 is 50 of the X and Y ports are interconnected. Depression of 
provided for generating display information regarding one of the interlock switches 54 results in only the X-Y 
the status of all X-Y intersection latches. intersection latch defined by its associated thumbwheel 
In operation, each intersection latch XlYl through being set. As previously explained, this is effected by 
XNYM is sequentially addressed by the X and Y count- resetting all the X-Y latches on the appropriate row and 
ers 14 and 16. The addressing in the exemplary embodi- 55 column, and then only setting the specifically desig- 
ment is implemented so that each intersection latch nated X-Y intersection latch. For example, in FIG. 2 the 
lying along the X1 row is sequentially addressed, then first X row is to be connected to the second Y column. 
each intersection latch lying along the X2 row is sequen- Depression of the associated interlock switch will result 
tially addressed, and so on. The addressing scheme is in every X-Y latch on the first X row and every X-Y 
implemented so that the X counter 14 addresses the first 60 latch on the second Y column being reset during one 
matrix 18 and the Y counter addresses the first matrix 18 addressing cycle. Then the X-Y intersection latch asso- 
via address lines 20 and 22, respectively. The X counter ciated with the first row and second column will be set 
14 then provides a signal at the X1 port and the Y on thenextaddressing cycle. 
counter 16 sequentially provides signals at the Y1 The interrogate function initiated by depression of 
through Y4ports, thereby addressing latches L1 through 65 the interrogate switch 52 will now be explained in refer- 
L4. The next matrix (not shown) is addressed and the ence to FIGS. 1 and 2. Depression of the interrogate 
sequence repeated until all of the latches associated switch 52 provides a signal to the decoder 42 via an 
with the first XI row have been addressed. Upon com- interrogate line 58 which sets the decoder to receive 
5 
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inputs from the various column lines C1, CZ through This high output signal, through a third AND gate 90, 
CM. When the first analog switch matrix 18 is ad- provides a configure signal. Thus, when the output 
dressed, the X counter 14 provides a signal at the X1 from the first AND gate 77 is high, and the output from 
port. If any of the latches L1-L4 are in a set condition, the counter 74 is high, the output from a second AND 
this signal is transferred to the appropriate column line 5 gate 78 is high, thereby causing the second OR gate 80 
CI-CM and is provided as a signal to the decoder 42. to become high, thus generating a set signal to the “set 
For example, it latches L1 and L3 are in a set condition, to 1/0” line. 
then the signal provided on the input line to the Xi port In operation, the master clear function works as fol- 
will be transferred to column lines C1 and C3. These lows. Depression of the master clear switch causes the 
signals are transferred via a decoder output line 60 to 10 output of the first OR gate 72 to become high, which in 
the computer controller 30 and then to the display 40. turn causes the output of the third OR gate 88 to be- 
Thus, the condition of each of the intersection latches L come high. However, the “set to 1/O” signal provided 
is provided to the display 40, the display thus reflecting at the output of the second OR gate 80 remains low. 
the actual configuration of the latches rather than a Under these circumstances, the clock signal provided to 
programmed or selected configuration. 15 the third AND gate 90 causes a configure signal to be 
Details of one of the analog switch matrices 18 is generated each time one of the intersection latches is 
shown in FIG. 3. Each of the latches L1 through Llshas accessed. This configure signal allows a zero on the “set 
three inputs, one being from its associated column line, to l/O” line to reset each intersection latch, thereby 
one from its associated row line, and one from an ad- breaking any connection between an X port and a Y 
dress decoder 64. The address decoder 64 has as inputs 20 port. If it is desired to set a specific X-Y intersection 
the address lines 20 from the X counter 14 and the ad- latch, the coordinates of the specific latch are provided 
dress lines 22 from the Y counter 16. Thus, for a 16 by to the X counter 14 and the Y counter 16 by either the 
24 switch, four row address lines 20 and five column manual control unit 28 or the computer controller 30 
address lines 22 are required. When a particular latch depending on whichever unit is being utilized to control 
addressed by the X counter 14 and Y counter 16 is to 25 switching. The desired X row is provided to the X 
have its set or reset configuration changed, a signal comparator 32 and the desired Y column is provided to 
generated as will be explained below appears on a con- the Y comparator 34. Each X row addressed by the X 
figure line 66 which, through the decoder 42, allows counter 14 is also provided to the X comparator 32, and 
access to the addressed latch via corresponding access each Y column addressed by the Y counter 16 is pro- 
line A1 through A16. Simultaneously with the configure 30 vided to the Y comparator 34. When the desired and 
line 66 allowing access, the appropriate set or reset actual addresses are the Same, the X and Y comparators 
signal is provided on a “set to 1/0” line 68. Thus in the 32 and 34 provide signals to the first AND gate 77, thus 
absence of a signal on the configure line 66, the address resulting in a high signal being provided by the second 
decoder 64 when addressing each of the latches merely OR gate 80. This high signal from the second OR gate 
allows a signal on the row line to be coupled to the 35 80 causes the selected X-Y intersection latch to be set. 
column line for display as previously explained. The interlock function is effected slightly differently 
Understanding of the interlock and master clear func- in that when an interlock signal from the manual con- 
tions can be best understood in reference to FIG. 4. trol unit 28 is received, it sets the counter 74 to zero. 
Referring to FIG. 4, a first OR gate 72 has inputs from The counter is chosen so that after a number corre- 
the master clear switch 48 in the manual control unit 28. 40 sponding to the number of X-Y intersection latches has 
The interlock signal from the manual control unit 28 is occurred subsequent to receipt of the interlock signal, a 
provided to a counter 74. Upon receipt of an interlock high signal is provided on the “carry” line 76. Prior to 
signal, the counter 74 is reset to zero and begins to count generation of the “carry” signal, a signal provided by 
in response to the clock signal. The counter 74 is chosen the counter 14 to the third OR gate 88 corresponds to 
so that its output or “carry” signal 76 becomes high 45 the X row designated by the manual control unit 28. 
after a count corresponding to the member X-Y inter- Similarly, a signal provided by the Y counter 16 to the 
section latches has been reached. The first OR gate 72 third OR gate 88 corresponds to the Y column desig- 
has inputs from the master clear switch 48 in the manual nated by the manual control unit 28. Thus when in the 
control unit 28 and from the counter 74. The interlock interlock mode, as the X counter is addressing an X row 
signal from the manual control unit 28 is provided to the 50 containing the X-Y intersection latch of interest, a sig- 
counter 74. Upon receipt of the interlock signal, the nal is provided to the third OR gate which results in a 
counter 74 is reset to zero and begins to count in re- configure signal being generated by the third AND gate 
sponse to the clock signal. The counter 74 is chosen so 90. This configure signal results in each of the X-Y 
that its output becomes high after a count correspond- intersection latches along the selected X row being reset 
ing to the total number of X-Y intersection latches in 55 because of a zero output signal from the second OR gate 
the switch 10 has been reached. This high signal is re- 80. Similarly, a signal is provided to the third OR gate 
ferred to as a “carry” signal and is provided to the first which results in each of the X-Y intersection latches 
OR gate 72 via a carry line 76. A first AND gate 77 along the selected Y column also being reset because of 
receives signals from the X and Y comparators 32 and a zero output signal from the selected OR gate 80. Thus, 
34, respectively. When both signals are high, i.e., when 60 as the X and Y counters 14 and 16, respectively, go 
the X and Y ports being addressed correspond to a through the first addressing cycle prior to generation of 
selected X port and a selected Y port, the first AND the “carry” signal, each X-Y latch along the selected X 
gate 77 output signal becomes high. This high signal and row and selected Y column is reset to zero. After the 
the “carry” signal are provided to a second AND gate counter 74 has been indexed by a sufficient number of 
78, the output of which is provided to a second OR gate 65 clock pulses to insure that all of the X-Y intersection 
80. A third OR gate 88 provides a high output signal latches have been addressed, which in the exemplary 
whenever an intersection latch associated with a se- embodiment would be 16x24 or 384 counts, the 
lected X row or a selected Y column is being addressed. “carry” signal is generated on line 76. This signal results 
7 
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in a high output or configure pulse being generated for 
each clock pulse subsequent to appearance of the carry 
signal. When signals from the X comparator 32 and the 
Y comparator 34 occur which correspond to the se- 
lected 
the first AND gate 77 and the second AND gate 78 
provides a high signal through the second OR gate 
which results in the selected X-Y intersection latch 
being set, d l  the other x-Y intersection latches being in 
the reset condition. Thus through use of the interlock 
function, only one latch along a selected X row and Y 
column is set. The manual control unit 28 is configured 
so that when twice the number of clock signals required 
to access each X-Y intersection latch have occurred 15 
subsequent to depression of the interlock switch, the 
interlock signal will be removed thereby removing the 
“carry” signal from line 76. 
Thus it should now be apparent that a control system 
for a solid state crossbar 
which can be time shared to accomplish a plurality of 
control functions. 
tained within said addressed X-Y intersection 
group. 
3. The control system Of claim 2 wherein said second 
comprises: 
row and y column, a high output signal from 5 means for sequentially providing an interrogation 
signal on first lines corresponding to each of said X 
rows, each of said fust lines interconnecting each 
of said intersection latches in one of said X rows; 
and 
means for determining the presence of one or more 
read-out signals on one or more second lines, each 
of said second lines corresponding to one of said Y 
columns, said one or more read-out signals occur- 
ring in response to said interrogation signal on one 
of said first lines when one or more of said intersec- 
tion latches connected to said fmt line containing 
said interrogation signal is in a set condition. 
4. The control system of claim 2 further comprising 
f‘ffh rneanS for providing a set or reset signal on a set 
has hen disclosed 20 line connected to each of said X-Y intersection groups, 
said fourth 
means for providing a reset signal on said set line; and 
means for providing said reset signal to each X-Y 
intersection latch as it is sequentially addressed. 
5. The control system of claim further comprising 
having rows, and switching Planesy fifth means for providing a set or reset signal on a set 
each X-Y intersection including an intersection latch for line connected to each of said X-Y intersection groups, 
simultaneously controlling corresponding latches in said third c o m p ~ m g :  
each of said Z switching planes, said system comprising: means for providing a reset signal on said set line in 
response to an interlock signal; 
means for connecting said set line to each X-Y inter- 
section latch in an X row and Y column defining 
said predetermined X-Y intersection latch; 
means for generating a “carry” signal in response to 
accessing at h S t  d l  Of said x-Y intersection 
latches after occurrence of said interlock signal; 
and 
means responsive to said “carry” signal for causing a 
set signal to appear on said set line when said pre- 
determined X-Y intersection latch is addressed by 
said first means, thereby setting said predetermined 
X-Y intersection latch. 
comprising: 
What is claimed is: 
1. A control system for a solid state crossbar switch 25 
first means for continually and sequentially accessing 30 
each of said X-Y intersection latches; 
second means responsive to said first means for deter- 
mining which of said intersection latches are in a 
set condition; 
third means responsive to said f i t  means for ensur- 35 
ing that only one X-Y intersection latch in an X 
row and Y column defining a predetermined X-Y 
intersection latch is in a set condition; and 
fourth means responsive to said first means for reset- 
ting each of said X-Y intersection latches. 
2. The control system of claim 1 wherein said X-Y 
intersections are divided into a predetermined number 
of x-Y intersection groups, each group having a prede- 
tennined address, said first means comprising: 
means for sequentially addressing each of said x-y 
intersection groups containing x-Y intersection 
latches within a predetermined X row; and 
means for sequentially addressing each X-Y intersec- 
40 
6. The control system of claim wherein said 
responsive to said u ~ , ~ $ v  
45 means for generating a coincidence signal when said 
predetermined x-y intersection latch to be set is ad- 
dressed by said first means; and 
means responsive to said coincidence signal for gen- 
erating said set signal. 
comprises, 
tion latch within said predetermined X row con- 50 * * * * *  
55 
65 
